

What is claimed is:

1. A method for fabricating a planar inductor in high-performance high-frequency semiconductor circuits, comprising the steps of:

providing a substrate having a first and a second surface, active devices with conductive interconnects being covered by a layer of passivation having been created over the surface of said substrate;

attaching a glass panel to the surface of said layer of passivation;

cutting the first surface of said substrate, said cutting being aligned with a passive region in said second surface of said substrate, said cutting not completely penetrating through said substrate;

removing substrate material from a passive region in the second surface of said substrate, exposing at least one bond pad created on the surface of said passive region on each side of said scribe line; and

cutting said glass panel in alignment with said scribe line.

2. The method of claim 1, said substrate comprising:

a first and a second surface, active devices having been created in or on active surface regions in the second surface of

1941	1942	1943	1944	1945	1946	1947	1948	1949	1950	1951	1952	1953	1954	1955	1956	1957	1958	1959	1960	1961	1962	1963	1964	1965	1966	1967	1968	1969	1970	1971	1972	1973	1974	1975	1976	1977	1978	1979	1980	1981	1982	1983	1984	1985	1986	1987	1988	1989	1990	1991	1992	1993	1994	1995	1996	1997	1998	1999	2000	2001	2002	2003	2004	2005	2006	2007	2008	2009	2010	2011	2012	2013	2014	2015	2016	2017	2018	2019	2020	2021	2022	2023	2024	2025	2026	2027	2028	2029	2030	2031	2032	2033	2034	2035	2036	2037	2038	2039	2040	2041	2042	2043	2044	2045	2046	2047	2048	2049	2050	2051	2052	2053	2054	2055	2056	2057	2058	2059	2060	2061	2062	2063	2064	2065	2066	2067	2068	2069	2070	2071	2072	2073	2074	2075	2076	2077	2078	2079	2080	2081	2082	2083	2084	2085	2086	2087	2088	2089	2090	2091	2092	2093	2094	2095	2096	2097	2098	2099	2100	2101	2102	2103	2104	2105	2106	2107	2108	2109	2110	2111	2112	2113	2114	2115	2116	2117	2118	2119	2120	2121	2122	2123	2124	2125	2126	2127	2128	2129	2130	2131	2132	2133	2134	2135	2136	2137	2138	2139	2140	2141	2142	2143	2144	2145	2146	2147	2148	2149	2150	2151	2152	2153	2154	2155	2156	2157	2158	2159	2160	2161	2162	2163	2164	2165	2166	2167	2168	2169	2170	2171	2172	2173	2174	2175	2176	2177	2178	2179	2180	2181	2182	2183	2184	2185	2186	2187	2188	2189	2190	2191	2192	2193	2194	2195	2196	2197	2198	2199	2200	2201	2202	2203	2204	2205	2206	2207	2208	2209	2210	2211	2212	2213	2214	2215	2216	2217	2218	2219	2220	2221	2222	2223	2224	2225	2226	2227	2228	2229	2230	2231	2232	2233	2234	2235	2236	2237	2238	2239	2240	2241	2242	2243	2244	2245	2246	2247	2248	2249	2250	2251	2252	2253	2254	2255	2256	2257	2258	2259	2260	2261	2262	2263	2264	2265	2266	2267	2268	2269	2270	2271	2272	2273	2274	2275	2276	2277	2278	2279	2280	2281	2282	2283	2284	2285	2286	2287	2288	2289	2290	2291	2292	2293	2294	2295	2296	2297	2298	2299	2300	2301	2302	2303	2304	2305	2306	2307	2308	2309	2310	2311	2312	2313	2314	2315	2316	2317	2318	2319	2320	2321	2322	2323	2324	2325	2326	2327	2328	2329	2330	2331	2332	2333	2334	2335	2336	2337	2338	2339	2340	2341	2342	2343	2344	2345	2346	2347	2348	2349</
------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	--------

depositing a layer of passivation over the surface of said layer of dielectric separated by said scribe line;

39

said substrate and with said at least one bond pad provided on the surface of said layer of dielectric.

4. The method of claim 2 wherein said at least one inductor created on the surface of said layer of dielectric on each side of said scribe line is connected to said at least one bond pad provided on the surface of said layer of dielectric on each side of said scribe line.

5. ~~A~~ planar inductor in high-performance high-frequency semiconductor circuits, comprising:

a substrate having a first and a second surface, active devices with conductive interconnects being covered by a layer of passivation having been created over the surface of said substrate;

a glass panel attached to the surface of said layer of passivation;

the first surface of said substrate having been cut, said cut being aligned with a passive region in said second surface of said substrate, said cut not completely penetrating through said substrate;

substrate material having been removed from a passive region in the second surface of said substrate, exposing at

least one bond pad created on the surface of said passive region on each side of said scribe line; and

said glass panel having been cut in alignment with said scribe line.

6. The planar inductor of claim 1, said substrate comprising:

a first and a second surface, active devices having been created in or on active surface regions in the second surface of said substrate, said active surface regions being separated by a passive surface region, a scribe line having been provided across said passive surface region, a layer of insulation having been provided over the surface of said active regions, at least one bond pad having been provided in said passive surface region on each side of said scribe line, a layer of dielectric having been deposited over the surface of said layers of insulation and over said passive surface region separated by said scribe line, at least one bond pad having been created on the surface of said layer of dielectric on each side of said scribe line;

creating at least one planar inductor on the surface of said layer of dielectric on each side of said scribe line, said at least one planar inductor overlying said passive surface region of said substrate;

depositing a layer of passivation over the surface of said layer of dielectric separated by said scribe line;

7. The planar inductor of claim 5 wherein at least one layer of interconnect lines is provided in said layer of dielectric, said interconnect lines making electrical contact with said active devices provided in the active regions of said substrate, said interconnect lines further being in contact with said at least one bond pad provided on the surface of said passive region of said substrate and with said at least one bond pad provided on the surface of said layer of dielectric.

8. The planar inductor of claim 5 wherein said at least one inductor created on the surface of said layer of dielectric on each side of said scribe line is connected to said at least one bond pad provided on the surface of said layer of dielectric on each side of said scribe line.

9. A method for fabricating a planar inductor in high-performance high-frequency semiconductor circuits, comprising the steps of:

providing a substrate having a first and a second surface, active devices with conductive interconnects being covered by a layer of passivation having been created over the surface of said substrate divided by a scribe line;

forming a thick layer of a polymer dielectric over the surface of said layer of passivation divided by said scribe line;

creating at least one planar inductor on the surface of said thick layer of a polymer dielectric on each side of said scribe line, said at least one planar inductor overlying said passive surface region of said substrate;

creating at least one bond pad on the surface of said thick layer of a polymer dielectric on each side of said scribe line, said at least one planar inductor overlying said passive surface region of said substrate

attaching an adhesive tape to the surface of said thick layer of a polymer dielectric;

cutting the first surface of said substrate, said cutting being aligned with a passive region in said second surface of said substrate, said cutting partially penetrating through said substrate, said cutting creating a relatively wide cut in said first surface;

wet or dry etching the first surface of the substrate, removing the remainder of the substrate material; and

removing said adhesive tape from the surface of said thick layer of a polymer dielectric.

10. The method of claim 9, said substrate comprising:

a first and a second surface;

active devices having been created in or on active surface regions in the second surface of said substrate;

said active surface regions being separated by a passive surface region;

a scribe line having been provided across said passive surface region;

a layer of insulation having been provided over the surface of said active regions;

at least one bond pad having been provided in said passive surface region on each side of said scribe line;

a layer of dielectric having been deposited over the surface of said layers of insulation and said passive region separated by said scribe line; and

a layer of passivation having been deposited over the surface of said layer of dielectric separated by said scribe line.

11. The method of claim 10 wherein at least one layer of interconnect lines is provided in said layer of dielectric, said interconnect lines making electrical contact with said active devices provided in the active regions of said substrate, said interconnect lines further being in contact with said at least

one bond pad provided on the surface of said passive region of said substrate and with said at least one bond pad provided on the surface of said thick layer of a polymer dielectric.

12. The method of claim 10 wherein said at least one inductor created on the surface of said layer of dielectric on each side of said scribe line is connected to said at least one bond pad provided on the surface of said thick layer of a polymer dielectric on each side of said scribe line.

13. A planar inductor in high-performance high-frequency semiconductor circuits, comprising:

a substrate having a first and a second surface, active devices with conductive interconnects being covered by a layer of passivation having been created over the surface of said substrate divided by a scribe line, said first and second surfaces having been cut through along said scribe line;

a thick layer of a polymer dielectric formed over the surface of said layer of passivation divided by said scribe line;

at least one planar inductor created on the surface of said thick layer of a polymer dielectric on each side of said scribe line, said at least one planar inductor overlying said passive surface region of said substrate; and

at least one bond pad created on the surface of said thick layer of a polymer dielectric on each side of said scribe line, said at least one planar inductor overlying said passive surface region of said substrate.

14. The planar inductor claim 13, said substrate comprising:

a first and a second surface;

active devices having been created in or on active surface regions in the second surface of said substrate;

said active surface regions being separated by a passive surface region;

a scribe line having been provided across said passive surface region;

a layer of insulation having been provided over the surface of said active regions;

at least one bond pad having been provided in said passive surface region on each side of said scribe line;

a layer of dielectric having been deposited over the surface of said layers of insulation and said passive region separated by said scribe line; and

a layer of passivation having been deposited over the surface of said layer of dielectric separated by said scribe line.

15. The planar inductor claim 14 wherein at least one layer of interconnect lines is provided in said layer of dielectric, said interconnect lines making electrical contact with said active devices provided in the active regions of said substrate, said interconnect lines further being in contact with said at least one bond pad provided on the surface of said passive region of said substrate and with said at least one bond pad provided on the surface of said thick layer of a polymer dielectric.

16. The planar inductor claim 14 wherein said at least one inductor created on the surface of said layer of dielectric on each side of said scribe line is connected to said at least one bond pad provided on the surface of said thick layer of a polymer dielectric on each side of said scribe line.